A HDL & Verilog Code di Manu Sudhan, Manjunatha S. edito da LAP Lambert Academic Publishing
Alta reperibilità

A HDL & Verilog Code

Simulated Output

EAN:

9783848423248

ISBN:

3848423243

Pagine:
132
Formato:
Paperback
Lingua:
Tedesco
Acquistabile con o la

Descrizione A HDL & Verilog Code

In electronics, a hardware description language or HDL is any language from a class of computer languages, specification languages, or modeling languages for formal description and design of electronic circuits, and most-commonly, digital logic. It can describe the circuit's operation, its design and organization, and tests to verify its operation by means of simulation. HDLs are standard text-based expressions of the spatial and temporal structure and behaviour of electronic systems. Like concurrent programming languages, HDL syntax and semantics includes explicit notations for expressing concurrency. However, in contrast to most software programming languages, HDLs also include an explicit notion of time, which is a primary attribute of hardware. Languages whose only characteristic is to express circuit connectivity between hierarchies of blocks are properly classified as netlist languages used on electric computer-aided design (CAD).

Spedizione gratuita
€ 61.14
o 3 rate da € 20.38 senza interessi con
Disponibile in 10-12 giorni
servizio Prenota Ritiri su libro A HDL & Verilog Code
Prenota e ritira
Scegli il punto di consegna e ritira quando vuoi

Recensioni degli utenti

e condividi la tua opinione con gli altri utenti